ngl tired of dealing with bad timing constraints on custom SDRAM boards. soft cores doing software emulation for RAM controllers are cope. anyone else running into random clock jitter when driving >133MHz on cheap FPGA boards or am I just cooked. hit me with raw tAC numbers if you actually tested it on a scope.